

# 74ABT374 Octal D-Type Flip-Flop with 3-STATE Outputs

### **Features**

- Edge-triggered D-type inputs
- Buffered positive edge-triggered clock
- 3-STATE outputs for bus-oriented applications
- Output sink capability of 64mA, source capability of 32mA
- Guaranteed output skew
- Guaranteed multiple output switching specifications
- Output switching specified for both 50pF and 250pF loads
- Guaranteed simultaneous switching, noise level and dynamic threshold performance
- Guaranteed latchup protection

Ordering Information

- High-impedance, glitch-free bus loading during entire power up and power down cycle
- Nondestructive, hot-insertion capability

# **General Description**

The ABT374 is an octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-STATE outputs for bus-oriented applications. A buffered Clock (CP) and Output Enable  $(\overline{OE})$  are common to all flip-flops.

Ordering Information								
Order Number	Package Number	Package Description						
74ABT374CSC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide						
74ABT374CSCX_NL <sup>(1)</sup>	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide						
74ABT374CSJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide						
74ABT374CMSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide						
74ABT374CMTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide						


Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number. Pb-Free package per JEDEC J-STD-020B.

Note:

1. Device available in Tape and Reel only.

March 2007

### **Connection Diagram**



## **Functional Description**

The ABT374 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable ( $\overline{OE}$ ) LOW, the contents of the eight flip-flops are available at the outputs. When  $\overline{OE}$  is HIGH, the outputs are in a high impedance state. Operation of the  $\overline{OE}$  input does not affect the state of the flip-flops.

### **Pin Descriptions**

Pin Names	Description
D <sub>0</sub> –D <sub>7</sub>	Data Inputs
CP	Clock Pulse Input (Active Rising Edge)
ŌĒ	3-STATE Output Enable Input (Active LOW)
0 <sub>0</sub> –0 <sub>7</sub>	3-STATE Outputs

### **Function Table**

h	nput	s	Internal	Outputs	
ŌĒ	СР	D	Q	0	Function
Н	Н	L	NC	Z	Hold
Н	Н	Н	NC	Z	Hold
Н	~	L	L	Z	Load
Н	~	Н	Н	Z	Load
L	~	L	L	L	Data Available
L	~	Н	Н	Н	Data Available
L	Н	L	NC	NC	No Change in Data
L	Н	Н	NC	NC	No Change in Data

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

Z = High Impedance

 $\checkmark$  = LOW-to-HIGH Transition

NC = No Change



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

©1992 Fairchild Semiconductor Corporation 74ABT374 Rev. 1.4

Logic Diagram

# **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
T <sub>STG</sub>	Storage Temperature	–65°C to +150°C
T <sub>A</sub>	Ambient Temperature Under Bias	–55°C to +125°C
TJ	Junction Temperature Under Bias	–55°C to +150°C
V <sub>CC</sub>	V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
V <sub>IN</sub>	Input Voltage <sup>(2)</sup>	-0.5V to +7.0V
I <sub>IN</sub>	Input Current <sup>(2)</sup>	-30mA to +5.0mA
Vo	Voltage Applied to Any Output	
	Disabled or Power-Off State	–0.5V to 5.5V
	HIGH State	–0.5V to $V_{CC}$
	Current Applied to Output in LOW State (Max.)	twice the rated I <sub>OL</sub> (mA)
	DC Latchup Source Current Across Common Operating Range	
	OE Pin	–150mA
	Other Pins	–500mA
	Over Voltage Latchup (I/O)	10V

### Note:

2. Either voltage limit or current limit is sufficient to protect inputs.

### **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating
T <sub>A</sub>	Free Air Ambient Temperature	–40°C to +85°C
V <sub>CC</sub>	Supply Voltage	+4.5V to +5.5V
$\Delta V / \Delta t$	Minimum Input Edge Rate	
	Data Input	50mV/ns
	Enable Input	20mV/ns
	Clock Input	100mV/ns

Symbol	Р			Conditions	Min.	Тур.	Max.	Units
VIH	Input HIGH	Voltage		Recognized HIGH Signal				V
V <sub>IL</sub>	Input LOW	Voltage		Recognized LOW Signal			0.8	V
V <sub>CD</sub>	Input Clam	p Diode Voltage	Min.	I <sub>IN</sub> = -18mA			-1.2	V
V <sub>OH</sub>	Output HIG	H Voltage	Min.	I <sub>OH</sub> = -3mA	2.5			V
				$I_{OH} = -32mA$	2.0			
V <sub>OL</sub>	Output LO	N Voltage	Min.	I <sub>OL</sub> = 64mA			0.55	V
I <sub>IH</sub>	Input HIGH	Current	Max.	$V_{IN} = 2.7V^{(4)}$			1	μA
				$V_{IN} = V_{CC}$			1	
I <sub>BVI</sub>	Input HIGH Current Breakdown Test		Max.	V <sub>IN</sub> = 7.0V			7	μA
IIL	I <sub>IL</sub> Input LOW Current		Max.	$V_{IN} = 0.5V^{(4)}$			-1	μA
				$V_{IN} = 0.0V$			-1	-
$V_{ID}$	Input Leakage Test		0.0	$I_{ID} = 1.9\mu A$ , All Other Pins Grounded	4.75			V
I <sub>OZH</sub>	Output Leakage Current		0-5.5V	$V_{OUT} = 2.7V, \overline{OE} = 2.0V$			10	μA
I <sub>OZL</sub>	Output Lea	kage Current	0-5.5V	$V_{OUT} = 0.5V, \overline{OE} = 2.0V$			-10	μA
I <sub>OS</sub>	Output Sho	ort-Circuit Current	Max.	$V_{OUT} = 0.0V$	-100		-275	mA
I <sub>CEX</sub>	Output HIG	H Leakage Current	Max.	$V_{OUT} = V_{CC}$			50	μA
I <sub>ZZ</sub>	Bus Draina	ge Test	0.0	$V_{OUT} = 5.5V$ , All Others $V_{CC}$ or GND			100	μA
I <sub>CCH</sub>	Power Sup	ply Current	Max.	All Outputs HIGH			50	μA
I <sub>CCL</sub>	Power Sup	ply Current	Max.	All Outputs LOW			30	mA
I <sub>CCZ</sub>	Power Sup	ply Current	Max.	$\overline{OE} = V_{CC}$ , All Others at $V_{CC}$ or GND			50	μA
I <sub>CCT</sub>	Additional	Outputs Enabled	Max.	$V_{I} = V_{CC} - 2.1V$			2.5	mA
	I <sub>CC</sub> /Input	Outputs 3-STATE	1	Enable Input V <sub>I</sub> = V <sub>CC</sub> - 2.1V			2.5	mA
		Outputs 3-STATE		Data Input $V_I = V_{CC} - 2.1V$ , All Others at $V_{CC}$ or GND			2.5	mA
I <sub>CCD</sub>	Dynamic I <sub>C</sub>	<sub>C</sub> No Load <sup>(4)</sup>	Max.	Outputs OPEN, $\overline{OE} = GND^{(3)}$ , One-Bit Toggling, 50% Duty Cycle			0.30	mA/ MHz

### Notes:

3. For 8-bit toggling,  $I_{CCD} < 0.8 \text{mA/MHz}.$ 

4. Guaranteed, but not tested.

# **DC Electrical Characteristics**

SOIC package.

			Conditions C <sub>L</sub> = 50pF,				
Symbol	Parameter	V <sub>cc</sub>	$R_L = 500\Omega$	Min.	Тур.	Max.	Units
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	5.0	$T_A = 25^{\circ}C^{(5)}$		0.5	0.8	V
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	$T_A = 25^{\circ}C^{(5)}$	-1.3	-0.9		V
V <sub>OHV</sub>	Minimum HIGH Level Dynamic Output Voltage	5.0	$T_A = 25^{\circ}C^{(6)}$	2.5	3.0		V
V <sub>IHD</sub>	Minimum HIGH Level Dynamic Input Voltage	5.0	$T_A = 25^{\circ}C^{(7)}$	2.0	1.6		V
V <sub>ILD</sub>	Maximum LOW Level Dynamic Input Voltage	5.0	$T_A = 25^{\circ}C^{(7)}$		1.3	0.8	V

#### Notes:

5. Max number of outputs defined as (n). n – 1 data inputs are driven 0V to 3V. One output at Low. Guaranteed, but not tested.

6. Max number of outputs defined as (n). n – 1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.

7. Max number of data inputs (n) switching. n – 1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (V<sub>ILD</sub>), 0V to threshold (V<sub>ILD</sub>). Guaranteed, but not tested.

### **AC Electrical Characteristics**

SOIC and SSOP package.

		$T_A = +25^{\circ}C,$ $V_{CC} = +5V,$ $C_L = 50pF$		$ \begin{aligned} T_A &= -55^\circ\text{C to } +125^\circ\text{C}\text{,} \\ V_{CC} &= 4.5\text{V to } 5.5\text{V}\text{,} \\ C_L &= 50\text{pF} \end{aligned} $		$\label{eq:T_A} \begin{array}{ c c c } T_A = -40^{\circ} C \ to \ +85^{\circ} C, \\ V_{CC} = 4.5 V \ to \ 5.5 V, \\ C_L = 50 p F \end{array}$			
Symbol	Parameter	Min.	Тур.	Max.	Min.	Max.	Min.	Max.	Units
f <sub>MAX</sub>	Maximum Clock Frequency	150	200		150		150		MHz
t <sub>PLH</sub>	Propagation Delay	2.0	3.2	5.0	1.4	6.6	2.0	5.0	ns
t <sub>PHL</sub>	CP to O <sub>n</sub>	2.0	3.3	5.0	2.0	7.6	2.0	5.0	
t <sub>PZH</sub>	Output Enable Time	1.5	3.1	5.3	0.8	5.7	1.5	5.3	ns
t <sub>PZL</sub>		1.5	3.1	5.3	1.5	7.2	1.5	5.3	1
t <sub>PHZ</sub>	Output Disable Time	1.5	3.6	5.4	1.3	7.2	1.5	5.4	ns
t <sub>PLZ</sub>		1.5	3.4	5.4	1.0	7.0	1.5	5.4	1

# AC Operating Requirements

		$\begin{array}{l} T_A = +25^\circ C \\ V_{CC} = +5.0V \\ C_L = 50 pF \end{array}$		$ \begin{array}{l} {\sf T}_{\sf A} = -55^{\circ}{\rm C} \ to \ +125^{\circ}{\rm C} \\ {\sf V}_{\sf CC} = 4.5{\sf V} \ to \ 5.5{\sf V} \\ {\sf C}_{\sf L} = 50{\sf p}{\sf F} \end{array} $		$\label{eq:TA} \begin{array}{ c c } T_A = -40^\circ C \ to \ +85^\circ C \\ V_{CC} = 4.5 V \ to \ 5.5 V \\ C_L = 50 pF \end{array}$		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>S</sub> (H)	Setup Time, HIGH or LOW D <sub>n</sub> to CP	1.5		2.5		1.0		ns
t <sub>S</sub> (L)		1.5		2.5		1.5		
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	1.0		2.5		1.0		ns
t <sub>H</sub> (L)	D <sub>n</sub> to CP	1.0		2.5		1.0		
t <sub>W</sub> (H)	Pulse Width, CP HIGH or	3.0		3.3		3.0		ns
t <sub>W</sub> (L)	LOW	3.0		3.3		3.0		

### **Extended AC Electrical Characteristics**

SOIC package.

		$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C,$ $V_{CC} = 4.5V \text{ to } 5.5V,$ $C_{L} = 50\text{pF},$ 8  Outputs $Switching^{(8)}$		$T_A = -40^{\circ}C$ $V_{CC} = 4.5$ $C_L = 25^{\circ}$	C to +85°C, V to 5.5V, 50pF <sup>(9)</sup>	$T_{A} = -40^{\circ}C$ $V_{CC} = 4.5$ $C_{L} = 2$ 8 Ou Switch		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
t <sub>PLH</sub>	Propagation	1.5	5.7	2.0	7.8	2.0	10.0	ns
t <sub>PHL</sub>	Delay CP to O <sub>n</sub>	1.5	5.7	2.0	7.8	2.0	10.0	
t <sub>PZH</sub>	Output Enable	1.5	6.2	2.0	8.0	2.0	10.5	ns
t <sub>PZL</sub>	Time	1.5	6.2	2.0	8.0	2.0	10.5	
t <sub>PHZ</sub>	Output Disable	1.0	.0 5.5 (11) (11)		(11)		1)	ns
t <sub>PZL</sub>	Time	1.0	5.5					

### Notes:

- This specification is guaranteed but not tested. The limits represent propagation delay with 250pF load capacitors in place of the 50pF load capacitors in the standard AC load. This specification pertains to single output switching only.
- 10. This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250pF load capacitors in place of the 50pF load capacitors in the standard AC load.
- 11. The 3-STATE delay Time is dominated by the RC network ( $500\Omega$ , 250pF) on the output and has been excluded from the datasheet.

<sup>8.</sup> This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

# Skew<sup>(16)</sup>

SOIC package.	SOIC	package.
---------------	------	----------

		$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V - 5.5V$ $C_{L} = 50 \text{ pF}$ 8 Outputs Switching <sup>(12)</sup>	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V - 5.5V$ $C_L = 250 \text{ pF}$ 8 Outputs Switching <sup>(13)</sup>	
Symbol	Parameter	Max.	Max.	Units
t <sub>OSHL</sub> <sup>(14)</sup>	Pin to Pin Skew, HL Transitions	1.0	1.8	ns
t <sub>OSLH</sub> <sup>(14)</sup>	Pin to Pin Skew, LH Transitions	1.0	1.8	ns
t <sub>PS</sub> <sup>(13)</sup>	Duty Cycle, LH–HL Skew	1.8	4.3	ns
t <sub>OST</sub> <sup>(14)</sup>	Pin to Pin Skew, LH/HL Transitions	2.0	4.3	ns
t <sub>PV</sub> <sup>(15)</sup>	Device to Device Skew, LH/HL Transitions	2.5	4.6	ns

### Notes:

12. This specification is guaranteed but not tested. The limits represent propagation delays with 250pF load capacitors in place of the 50pF load capacitors in the standard AC load.

- 13. This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested.
- 14. Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW (t<sub>OSHL</sub>), LOW-to-HIGH (t<sub>OSLH</sub>), or any combination switching LOW-to-HIGH and/or HIGH-to-LOW (t<sub>OST</sub>). This specification is guaranteed but not tested.

15. Propagation delay variation for a given set of conditions (i.e., temperature and V<sub>CC</sub>) from device to device. This specification is guaranteed but not tested.


16. This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

## Capacitance

Symbol	Parameter	Conditions T <sub>A</sub> = 25°C	Тур.	Units
C <sub>IN</sub>	Input Capacitance	$V_{CC} = 0V$	5.0	pF
C <sub>OUT</sub> <sup>(17)</sup>	Output Capacitance	$V_{CC} = 5.0V$	9.0	pF

Note:


17.  $C_{OUT}$  is measured at frequency f = 1MHz, per MIL-STD-883, Method 3012.





©1992 Fairchild Semiconductor Corporation 74ABT374 Rev. 1.4





Dimensions are in inches (millimeters) unless otherwise noted.













U

### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx <sup>®</sup> Across the board. Around the world.™	HiSeC™ <i>i-Lo</i> ™	Programmable Active Droop™ QFET <sup>®</sup>	TinyLogic <sup>®</sup> TINYOPTO™ Tiny David TM
ActiveArray™ Bottomless™	ImpliedDisconnect™ IntelliMAX™	QS™ QT Optoelectronics™	TinyPower™ TinyWire™
Build it Now™	ISOPLANAR™	Quiet Series™	TruTranslation™
CoolFET™ <i>CROSSVOLT</i> ™	MICROCOUPLER™ MicroPak™	RapidConfigure™ RapidConnect™	μSerDes™ UHC <sup>®</sup>
CTL™ Current Transfer Logic™	MICROWIRE™ MSX™	ScalarPump™ SMART START™	UniFET™ VCX™
DOME™ E <sup>2</sup> CMOS™	MSXPro™	SPM <sup>®</sup> STEALTH™	Wire™
EcoSPARK®	OCX™ OCXPro™	SuperFET™	
EnSigna™ FACT Quiet Series™	OPTOLOGIC <sup>®</sup> OPTOPLANAR <sup>®</sup>	SuperSOT™-3 SuperSOT™-6	
FACT <sup>®</sup> FAST <sup>®</sup> FASTr™	PACMAN™ POP™	SuperSOT™-8 SyncFET™	
FRS™ FRFET <sup>®</sup>	Power220 <sup>®</sup> Power247 <sup>®</sup> PowerEdge™	TCM™ The Power Franchise <sup>®</sup> O <sup>™</sup>	
GlobalOptoisolator™ GTO™	PowerSaver™ PowerTrench <sup>®</sup>	TinyBoost™ TinyBuck™	

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

**PRODUCT STATUS DEFINITIONS** 

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Datasheet Identification	Product Status	Definition	
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.	
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right make changes at any time without notice to improve design.	
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.	
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.	